Forum Discussion

BrendenB's avatar
BrendenB
Icon for New Contributor rankNew Contributor
2 years ago
Solved

RiscFree debugging fails after first debug

I have a simple Nios V system that prints "Hello World" on a DE-10. The design is generated using Quartus Std Lite 23.1.1. The first time I try to debug, everything is fine. The second time I try to ...
Nios Cpu
  • tehjingy_Altera's avatar
    tehjingy_Altera
    2 years ago

    Hi


    Sorry in that cause you will need to wait for the release of Quartus Standard 24.1 in Q1 next year.


    Regards

    Jingyang, Teh


XleraSolutions's avatar
XleraSolutions
Icon for New Contributor rankNew Contributor
2 years ago

Hi all,

I see this same issue, for about 6mo now. I had thought it was because I was running the Risc-V from external DDR3. However, I eventually built a reduced case that had nothing but the minimum required for Risc-V, running from internal blockram. Still the issue persists. Only way to get it to work is reload the SOF.

A similar issue it that the processor traps on a bad event when loading the elf and running. Often just hitting restart several times will get it to make it to main().

Nios-II never exhibited this behavior. A working theory is that the Risc-V core is executing garbage or still executing your elf from the last run. I've noticed that stopping or disconnecting seems to release the processor to run from there (I don't think the Nios-II did that). In any event, something seems to not get reset correctly in the Risc-V core when reloading.