reset & configuration revisited

Adding the reset delay block solved it. Now the flash is well out of reset before the Nios does its first fetch. There is still some hash on the reset signal that looks like xtalk from the flash CS (less than optimal routing on the board). Before, that hash would strike when reset was still down at switching thresholds. Now it does not occur until reset is up at VCC - gotta like that. Still I think the erratic boot behavior had more to do with fetching (bad) instructions too early than with noise.