Forum Discussion
Altera_Forum
Honored Contributor
14 years agoYou need to create a component with an Avalon Memory Mapped Slave interface. This interface will let you expose registers that the CPU can read and write.
You need to create a component with an Avalon Memory Mapped Slave interface. This interface will let you expose registers that the CPU can read and write.