Forum Discussion
otto-Q
New Contributor
1 month agoNios V/g load-writeback hazard
Summary On a NiosV/g core, a long-latency load from an on-chip memory immediately followed by a short-latency load from the core's own TCM returns the TCM load's data in both destination registers. ...
otto-Q
New Contributor
1 month agoThanks for the answers! I/we will test with Quartus 26.1 and report back to you after that
tehjingy_Altera
Regular Contributor
1 month ago- otto-Q1 month ago
New Contributor
Sorry, not yet, this is delayed by some days due to internal reasons