Forum Discussion
No RepliesBe the first to reply
I'm creating a custom Qsys component, I can put generics into vhdl top-level file, and than use them as parameters in Qsys.
How can I pass parameter values from other connected cores? For example "genereic clock : unsigned integer" in my core, how can I pass the value from "Clock Source" component?