Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
20 years ago

Programming .sof file with nios dev kit stratix

Hi.

I've bought an Altera Nios development Kit Stratix edition, and I want to program my FPGA with a .sof file compiled from a .gdf file. I don't have any error messages neither while compiling, nor when I program. Loading executes fine, "user" led shines an instant, but just after, the FPGA comes back in his "safe" config, which was already running since power-on or reset.

Does someone know where could be the problem, and how to solve it?? Is it due to the Nios core, which I don't need and which is running on the default configuration??

If someone has any suggestion, I'd be really helped.

Thanks

10 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    20 years ago

    The problem doesn't seem to be due to a loading failure, because the system runs when I program another nios config. So, must there be a nios core in any development programmed on this board??

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    20 years ago

    I've watched my prograzm but I didn't find any reset used pin. So I don't understant what happens. Even with a simple 8 bit counter, plugged on board's leds, the problem is the same.

    It seems like if my configuration is not correct and the factory configuration takes back the control. I really don't know what's going wrong!
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    20 years ago

    Make sure that you have the Unused Pins for your Quartus project set to be Inputs Tristated. You can do this as follows after the project is opened in Quartus:

    1. Click on Assign --> Device

    2. Click on the Device and Pin Options Button

    3. Click on the Unused Pins Tab.

    4. This should be the first Radio button.

    Just to elaborate on why this is:

    A feature of the Nios development boards is to demonstrate remote

    reconfiguration. This is done via an FPGA I/O which is connected to

    the MAX CPLD on the board. The MAX CPLD is programmed to re-configure

    the FPGA when the signal is driven low (in this way, the FPGA can send

    a signal telling the MAX chip to reconfigure itself). For reference

    designs that include this pin and leave it high, or tri-stated, there

    is no issue. However, a user design must either drive this pin high

    manually, tri-state the pin manually, or leave the pin un-assigned and

    tri-state the unused outputs (as Subroto's instructions indicate).
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    20 years ago

    I found!!!!!

    Visibly, there is a pin, on EP1S10 FPGA which must be set at VCC. it's the pin U2 named PLD_RECONFIGREQ_N in the examples.

    I don't know why, but once this pin set, the program remains active after the end of loading.

    I regret that this is not told in the board's datasheets, or if it is told, it is certainly lost somewhere in the 779 (or more!) datasheet pages!

    Thanks guys for your help
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    20 years ago

    You're welcome MRks!

    Now, if ever you find a solution that permits to load a .pof file, for having a non-volatile config, think to me, I haven't found yet!

    Thanks
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    20 years ago

    PLD_RECONFIGREQ_N ...... unrolling the short forms: PLD_RECONFIGURATION_REQUEST_N. Now if you look at a schematic for a Nios development board your problem will make sense (find the device that signal connects to).

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    20 years ago

    In fact, it's told in the nios Dev board manual that one way to start the configuration sequence is to "assert (driving 0 volts on) the MAX's reconfigreq_n input pin (from a stratix design).

    So I think holding this pin to Vcc might be a way to avoid it coming low after my config finished. But certa
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    20 years ago

    Thanks

    In fact, it's written in the Nios Dev Board Manual that one way to start the configuration sequence is to "assert (driving 0 volts on) the MAX's reconfigreq_n input pin (from a stratix design).

    So I think holding this pin to Vcc might be a way to avoid it coming low after my config finished. Certainely not the best, but the way Jesse told me, which was setting unused pins to tristate wasn't efficient. (I don't understand why, because it sould have been!)

    And if you have an idea for programing my config and get it reloaded after power-on (I thought programing .pof file), I would be really happy!

    Have a nice day!