Altera_ForumHonored Contributor16 years agoProblem with SDRAM on DE2 board I am using the Altera DE2 board (Cyclone II FPGA), Quartus 8.0 and Nios II IDE 8.0. I am having trouble using SDRAM in my design. Following are the details: 1. I have included a PLL component ...Show More
Altera_ForumHonored Contributor15 years agoOk I get it. I found my mistake myself. I just don't used the good tunning of the PLL.
Recent DiscussionsNiosV and juart-terminalNios V licenseNIOS does not start after SW download (timing issue?)DK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery failsAshling RISC Free IDE fails to download ELF file