Forum Discussion
Altera_Forum
Honored Contributor
15 years agoI can't understand your question. :confused:
I thought you had already compiled the project. Maybe you mean you need this: File Menu -> Create/Update -> Create Verilog Instantiation Template for Current File