Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Problem in Generation of write_n, read_n signals in NIOS-II

Dear all, I am facing a peculiar problem while using NIOS. I have written my own custom core, which is having Control register,Status register, Select_reg, TX_register, RX_register and I am trying...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

In the past I have designed 8- and 16-bit-wide components on occasion but these days (Quartus 15) it's a lot less headache to design exclusively 32-bit wide components.

You'd think it would be plug-and-play by now (SOPC/QSYS is suppoedly mature now) but it's just broken. :(