Forum Discussion
Altera_Forum
Honored Contributor
15 years agoKeeping PLLs in reset (assuming internal clocks are supplied by a PLL) should be sufficient to stop most clocked device activities.
Keeping PLLs in reset (assuming internal clocks are supplied by a PLL) should be sufficient to stop most clocked device activities.