Altera_ForumHonored Contributor15 years agoPIO : output port reset value Hi, I am using QUARTUS II 9.1. I am using some PIO in both input and output mode. One of them is on 24 bits. I would want it to have the next reset value : 0x05003F. The problem is : ALL th...Show More
Altera_ForumHonored Contributor15 years agoNobody can help me please or had the same problem ? Regards
Recent DiscussionsFPGA Community EnqueriesLPDDR4 not available in NIOSV/g linker script - Agilex-5, Quartus 26.1 ProMultiple NIOS V ImplementationSolvednot able to use multiple niosV cores at the same timeNios V/m JTAG run‑control HALT fails — Debug Module healthy, hart never halts