Altera_ForumHonored Contributor15 years agoNIOSII addressing for 32 bit wide SDRAM Hello, first time poster here. As the title suggests, I have an FPGA accessing a 32 bit wide DDR2 device (actually 2x 16 bit devices with appropriately shared signals). Using SOPC builde...Show More
Altera_ForumHonored Contributor15 years agoHas anyone had this same experience as in my post# 10? Thank-you.
Recent DiscussionsJTAG_UART stuck in printfNIOS SDK SBOM/FOSS infoNiosV µC/OS-IIRecommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)AshlingRISCFree IDE Build system: 'source directory does not appear to contain CMakeLists.txt"