Ken,
I didn't look at LD and ST to onchip mem - I need memcpy performance by processor in my app - I often copy small amounts of data ~20 bytes, so the setup of a DMA ist not neglectible any more compared to the copy duration. And the SDRAM is accessed by custom components, so I really need the data in RAM (cache bypass!). What it also worries me is that this behaviour may affect performance in general, since all consecutive data reads (if you work on array or so) are affected. I'd really like to see the NIOS data master fixed
http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/biggrin.gif ...
Dirk