Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

NIOS processor integration

Hi All, I need to operate the UART and SPI IPs in the FPGA portion of ArriaV. Since the interface to these IPs is Avalon, I got a recommendation from Altera Support to use the NIOS proces...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

--- Quote Start ---

The BSP of this part after the HDL/Qsys generation, i believe had covered a primitive SPI core/UART driver for normal utilization

--- Quote End ---

Does the BSP come as a part of the Altera's Eclipse IDE? Is it not the same as the Altera's EDS? Is this a separate package?