Forum Discussion
Altera_Forum
Honored Contributor
12 years ago --- Quote Start --- Hello, I've attached a screen shot showing the Qsys configuration and schematic; if possible, can you perhaps confirm if what I have shown is what was suggested? Thank you and best regards, Scott --- Quote End --- Yes, its correct! Did You manage to connect External DSP to the exported second (s1) port of the dual port RAM? If Yes , the please answer: 1). why Write signal is present, but the Read signal is missing on the exported second (s1) port of the dual port RAM? 2). Is Write really is WriteEnable? 3). how to use clken ( clock enable ) on the exported second (s1) port of the dual port RAM?