Nios II fast pipeline

The 'f' certainly has logic somewhere to allow an instructions to use the result of the previous 2 normal ALU instructions without stalling the pipeline.

Since there aren't enough clock edges to do a write/read pair, some form of data forwarding must be happening.

OTOH the docs don't allow the 's' to stall during the decode phase, possibly that can forward the result of all instructions.