Altera_ForumHonored Contributor14 years agomulticycle custom instruction not working Hi All, I am trying a 3 cycle (fixed) multi cycle instruction module with nios2. below s my interface. port ( clk : in std_logic := '0'...Show More
Altera_ForumHonored Contributor14 years agoI'm no vhdl expert! but aren't you missing a test for the edge of 'clk' ?
Recent DiscussionsNIOS II "Verify failed" for on-chip memory 128kError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolved