Altera_ForumHonored Contributor12 years agomSGDMA write master FIFO query Hi, I recently asked a question about the mSGDMA on this forum here (http://www.alteraforum.com/forum/showthread.php?t=44113&p=183258#post183258). But I'm starting a new thread as I think the issu...Show More
Altera_ForumHonored Contributor12 years agoI've fixed this issue by changing the write master data width and burst settings.
Recent DiscussionsNios V Logic Element not includeAshling IDE scripted project creationNIOS SDK SBOM/FOSS infoJTAG_UART stuck in printfRecommended Quartus Prime Standard Edition for Nios V Development on MAX 10 FPGA (10M25DAF4817G)