Altera_ForumHonored Contributor15 years agom_state == STATE_DEBUG Error I build a SOPC system which consists of a Nios II cpu, onchip memory and jtag uart component with frequency of 100MHz driving all the components. The system works fine when I run the count binary pro...Show More
Altera_ForumHonored Contributor15 years agoMaybe this could help http://www.altera.com/support/kdb/solutions/rd05242010_978.html
Recent DiscussionsNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery failsWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS V: Systick based timeouts not available when using internal timerSolvedAshling RISC Free IDE fails to download ELF file