Is it possible to modify Calibration Logic when using External Memory IP on Agilex FPGA?

hello. We are now using Agilex FPGA. We are using External Memory IP, and calibration is performed using Calibration IP. I want to mask some DUTs during calibration through NIOS. Is it possible?