Forum Discussion

PTrig's avatar
PTrig
Icon for New Contributor rankNew Contributor
3 years ago

Is HW breakpoint required for SW breakpoint ?

Hi, I am trying to add breakpoints to my Nios II Eclipse debug session. My HW system has not defined any HW breakpoints or Data break points (both explicitly set to 0) in Quartus Platform Design st...
Embedded Applications Layer
  • PTrig's avatar
    PTrig
    Icon for New Contributor rankNew Contributor
    2 years ago

    Hi,

    Thanks for your response !

    The HW is built and the BSP generation is correct, since this setup has existed for some time now in existing solutions.

    I have followed the steps that you shared and the debug stops before main() as is illustrated.
    However, no further breakpoints are added and I am not able to use the "run to line" feature either (with similar errors as in original post).

    Again, the memory that has the code is external OFF chip RAM (as defined in linker memory regions).

    This is below the reset/exceptions address in the address space for the Nios II.

    Attached are some console/ disassembly (trying to select stepping mode for the suspended thread (at main()).

    Another screenshot has the current break at main() marked in RED.

    So the question is, how to add breakpoint to off chip code, with no hardware support. Is a SW breakpoint possible?

    Thanks !