Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Interfacing Custom SDRAM with NIOS II

Trying to interface a custom SDRAM component with 2 FIFO buffers (not created by me) with the NIOS II so that we can do image processing on a video stream. The verilog file was provided by Terasic...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Try creating an ordinary memory interface with the standard Altera controller. As part of the process a TCL file is created with the settings you are talking about. Get the standard interface working and passing memory tests first in a fresh project. You should then be able to use the settings in the TCL file for guidance on what to set in your real project.