Altera_Forum
Honored Contributor
21 years agoHow to use the Opencores 10/100 Ethernet MAC.
Hello,
I have the Opencores 10/100 Ethernet MAC which was updated and improved by Microtronix Datacom. I add it in my system under SOPC builder as the Avalon module and generate. But when I complie the system in QuartusII, the error occurs with "Info: Using design file igor_mac.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project Info: Found design unit 1: igor_mac-europa Info: Found entity 1: igor_mac. Error: Node instance the_opencores_ethernet_mac instantiates undefined entity opencores_ethernet_mac. Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 402 warnings Error: Processing ended: Tue Dec 28 16:36:31 2004 Error: Elapsed time: 00:00:33. Error: Quartus II Full Compilation was unsuccessful. 1 error, 402 warnings." The Opencores 10/100 Ethernet MAC is written in Verilog, but is improved as a component of SOPC Builder. While I make my system in VHDL. What's the problem? If there is relationship between generated file-igor_mac.vhd and the module of Ethernet MAC. Thank you.