Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Help with IOWR_32DIRECT and IORD_32DIRECT(

Hello, I need some help with the functions IOWR_32DIRECT and IORD_32DIRECT. I made a component in VHDL which simply copies the input to the output. Using the Nios II and the functions IOWR_32DI...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Some issues i saw:

  • reset unused (helps to have at least a default value when reading your register)

  • read_n and write_n are low active (compare with 0 instead of 1, or use the high active signals)

  • dataOut is pipelined for one cycle, make sure you have defined one read wait state in qsys/hw.tcl

  • there is no address bus (qsys spans a only one single 32Bit word register map)

  • you are writing to offset 1 (0x4 as byte offset), this is not your (single word) component