Forum Discussion
Altera_Forum
Honored Contributor
9 years agoThe data transfer yet happen which indicate the error not coming from the RBF.
A quick check on the FPGA config signal tie off against dev kit would be usefulThe data transfer yet happen which indicate the error not coming from the RBF.
A quick check on the FPGA config signal tie off against dev kit would be useful