Dear BadOmen,
Thank you so much for your help. Could you please explain a in a bit more detail what you wrote :-
"Master --> |Slave FIFO Export| ---> Outside SOPC Builder Source --> |Sink FIFO Export| ---> Outside SOPC Builder Send data into SOPC Builder system: Outside SOPC Builder ---> |Export FIFO Slave| ---> Master Outside SOPC Builder ---> |Export FIFO Source| ---> Sink The |xxxx FIFO xxxx| is supposed to represent the ports you should use to accomplish this. To see how you should hookup the FIFO signals to the ports I recommend instantiating the FIFO components that come with SOPC Builder and see how the signals map (generate the system to see the HDL). You'll find the logic maps very well just using empty/full to map to !ready and waitrequest."
I am sorry I didn't really understand it