Altera_Forum
Honored Contributor
10 years agofast passive parallel configuration using NIOS II
Hello,
I am new to cyclone FPGAs hardware design, I have been given a requirement for a hardware which has 4 Cyclone IV E devices. I already have set up active serial and JTAG configuration provisions. One of the FPGAs is supposed to have a NIOS II processor. My question is, if I use a CFI NOR flash in my design can I use Fast passive parallel configuration to program the 3 non NIOS FPGAs. FPP documentation says that external microprocessor can be used. Can this processor be NIOS? Also, if it is possible, is it required to connect the flash directly to configuration data lines of the FPGAs or the data can be loaded in NIOS first and them be routed by it to the other FPGAs? A side question, if I use a flash for non configuration purposes(just to store some data), can the lines be connected in any fashion, or still I have to follow some rules to connect the data and address lines?