Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Ethernet performance using TSE in uClinux

Hi all, I am measuring ethernet performance on a NIOS II based board with an Altera TSE IP Core running uClinux, and it's been disappointing so far. I've done timing using TCP and UDP, and bar...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Here's some files if anyone is interested in testing this for me.

I'll admit it took much more than an hour. :-)

It simulates as expected in modelsim with CRC results identical to an app. note I found elsewhere.

It takes 5 clock cycles when computing a new CRC value with 4 data bytes.

I have NOT tested it in a project, however, but it integrates into SOPC builder just fine.

There should be enough comments in the crc32_ethernet.v file to describe it's usage/for making a small driver for it.

Edit: There was a slight error in crc32_ethernet.v file which would have caused a compiler warning, but the results would still be valid. It is now fixed. However, I understand from the next post that this isn't practically useful for anything.