Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Error: Peak virtual memory when compile NIOS design file

Hi everyone,

I get a error when I compile a block diagram design file.

http://www.alteraforum.com/forum/attachment.php?attachmentid=11923&stc=1

I think there are some error of my design, but I can't find it. How can I solve the problem?

http://www.alteraforum.com/forum/attachment.php?attachmentid=11924&stc=1 http://imgur.com/zpukmxy

I just connect the I/O to the correspond pin.

http://www.alteraforum.com/forum/attachment.php?attachmentid=11925&stc=1

Many Thanks

2 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    10 years ago

    What are the 8 errors Quartus is reporting? Pasting those into the post might help...

    Cheers,

    Alex
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    10 years ago

    I didn't realize that there are more errors above that error. Now the error is solved. Thanks for the reply, Alex.

    However, would you like to help me to check another error of my design? I want to deal with the audio codec in FPGA but I can't even get any echo for now...

    Many Thanks