Forum Discussion
Altera_Forum
Honored Contributor
14 years agoThere are some critical warnings about timings which didn't meet the specification. I read that I can ignore that as it has something to do with the JTAG. I was unable to solve these timing issues (again my lag of knowledge of FPGA programming etc).