--- Quote Start ---
FYI, turning on the Data Cache Burst option causes the problem.
Turning off this option solves the problem
I guess there is a bug somewhere which made me sratch my head ... really hard!!
--- Quote End ---
Half a year later.
Today we encountered exactly the same SOPC bug.
Unlike your case, for us Data Cache Burst is important since we plan for heavy use of DDR SDRAM. So your workaround wouldn't work for us.
Of course, we can manually edit SOPC builder generated file multiplying chip select by byteenable, but it's ugly and doesn't fit our development process.
Is there a hope for actual bug fix?
Or, may be, less ugly workaround that will allow us to use both dcache bursts and cfi flash at the same NiosII CPU?
Honored Contributor
