Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Does C2H generate to HDL verilog file?

Hi there, I'm new to C2H compiler. My question is that Alter C2H syntheis/comiler does or doesn't generate from C to HDL verilog file. Because I look all over the GUI in Nios IDE that...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

The C2H compiler will generate a few of files:

1) The verilog/VHDL file that implements the function in hardware (top level of the Quartus II project)

2) A .tcl file that describes the hardware accelerator as a component ("" "")

3) A .tcl file that automatically hooks up the accelerator to the system (" ")

4) A .c wrapper file that includes the accesses to the hardware accelerator, this file gets linked in when you have the hardware accelerator selected in the Nios II IDE for the function implementation. (generated into the software application /Debug or /Release directory)