Altera_ForumHonored Contributor10 years agoDisable caching for some memory parts Hi I have a TCP/IP stack running on my NIOS. The big part of the data goes directly from the FPGA-HW to a DDR3 memory, the stack has only to add some addresses etc. Is it somehow possible to...Show More
Altera_ForumHonored Contributor10 years agoUse alt_remap_uncached() to get a pointer you can use for uncached accesses.
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails