Altera_ForumHonored Contributor10 years agoDebugging of the FPGA portion using the HPS ARMs & Linux Hello All, I have three SPI cores instantiated in the FPGA portion and connected to the AXI3 Lightweight Bridge (ArriaV SX device). I need to start debugging them (write to SPI cor...Show More
Altera_ForumHonored Contributor10 years agohi,, adaptive debugging mode? https://www.youtube.com/watch?v=2nbcuv2txbi
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails