Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

de2 webserver template, "full feature".sof error

Hello all, this is my first post after two days searching I cannot find a solution to this sealeslly easy problem I am trying to run the webserver template in nios II IDE, using the provided fu...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Did you upload the provided .sof file to the FPGA before uploading the software or did you upload a .sof file you compiled yourself from the full featured project?

In the latter case, if you don't have the license for the Nios CPU and some other componenst (such as Ethernet) then your design becomes time limited (it goes into a *_time_limited.sof file) and if you close the evaluation window then all the licensed IP (including the Nios processor) will stop working.

If this isn't the case, the reasons for a Nios CPU not to respond are usually basic, i.e. a bad clock or reset signal. Is there a reset switch on the board that could be stuck?