Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

DE0-Nano-SoC DDR3 Access using Nios-2

My intention is to put a simple assembly code into the DDR3 on the DE0-Nano-SoC board and use the Nios II to access that code and run it using the altera monitor program. I want to access the D...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

I hope you're not confusing 'Nios' with the Hard Processor System (HPS) in the FPGA on the DE0-Nano-SoC board...

The DDR3 on the DE0-Nano-SoC board is connected to the HPS, not the FPGA fabric where a Nios might be. Whilst some HPS peripheral can be mapped to the FPGA fabric, the DDR3 interface can't. So, you can't 'use the nios ii to access that code' if it's in DDR3, not without having software running in the HPS which then presents the DDR3 data to the fabric via an AXI interface.

I'm afraid it's not suprosing the tutorial for the DE0-Nano board isn't working on the DE0-Nano-SoC board. They're quite different beasts.

Cheers,

Alex