Forum Discussion

Honored Contributor

15 years ago

Ddr2 Hpcii Controller Throughput

Can this controller provide max throughput that the DDR2 device can allow? Or maybe more appropriately stated: what is the max throughput of the HPCII controller for DDR2 devices. Talking logic...

Altera_Forum

Honored Contributor

15 years ago

I'm getting around 97% efficiency out of it. To max out the throughput you have to sequentially access it. If you randomly access it I think I was seeing an efficiency between 33-40% (I forget off the top of my head).

These documents should have some pointers of what to do:

http://www.altera.com/literature/hb/nios2/edh_ed51007.pdf

http://www.altera.com/literature/hb/nios2/edh_ed51008.pdf

Forum Discussion

Ddr2 Hpcii Controller Throughput

Recent Discussions

Nios-V on Cyclone IV

Nios II IDE File Name too long error

No valid license for Nios processor

Correct way to use mSGDMA with a NIOSV/m processor on a MAX10 FPGA

NIOS SDK SBOM/FOSS info