Forum Discussion

kodachi77's avatar
kodachi77
Icon for New Contributor rankNew Contributor
3 years ago
Solved

Constraints file for D10-Lite Computer_System from Intel FPGA University Program

I've downloaded version 21.1 of Intel FPGA University Program and started to experiment with NIOS II computer system for DE10-Lite. When I try to perform full compilation the design fails timing anal...
  • ShengN_altera's avatar
    ShengN_altera
    3 years ago

    Hi,


    DE10-Lite_Computer is a general design example for the manual DE10-Lite_Computer_NiosII.pdf.

    You may refer to DE10-Standard_Computer design example for more completed sdc constraints file.


    Thanks,

    Best Regards,

    Sheng


ShengN_altera's avatar
ShengN_altera
Icon for Super Contributor rankSuper Contributor
3 years ago

Hi,


Can share the link where you download the design?


Thanks,

Best Regards,

Sheng


kodachi77's avatar
kodachi77
Icon for New Contributor rankNew Contributor
3 years ago

The design is a part of the Monitor Program install that can be found here: https://fpgacademy.org/tools.html

After installation it can be found in the following directory:

.../intelFPGA_lite/21.1/University_Program/Computer_Systems/DE10-Lite/DE10-Lite_Computer