Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

configuration problem in programmer

Hello everyone, I actually have some problem about programming FPGA in programmer. When I connect the FPGA in my Quartus, it detect FPGA and I don't have neither compilation problems I have a...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

If you cannot download even sof file, you need to check power, POR(power on reset) condition is different on device. So check relevant power. And I cannot under stand TCK is not toggling, TCK is input from JTAG. The schematic for JTAG is correct?