Altera_ForumHonored Contributor9 years agoconfiguration problem in programmer Hello everyone, I actually have some problem about programming FPGA in programmer. When I connect the FPGA in my Quartus, it detect FPGA and I don't have neither compilation problems I have a...Show More
Altera_ForumHonored Contributor9 years agothank you for u reply, I've program sof file. How could I check, nconfig signal?
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails