Altera_Forum
Honored Contributor
16 years agoCompiling NIOS system in Quartus II 9.1
Hey all,
New Altera user here. I generated a system in SOPC Builder. The result was a bunch of verilog files. I then proceeded to Quartus for Analysis & Synthesis. I added all the verilog files produced by SOPC Builder to my current project (Project > Add/Remove Files in Project). I then imported my pin assignment file. When I try to perform Analysis & Synthesis, I get these errors: Verilog 2001.
Error (10170): Verilog HDL syntax error at uclinux_nios_inst.v(3) near text "("; expecting ";"
Error (10839): Verilog HDL error at uclinux_nios_inst.v(2): declaring global objects is a SystemVerilog feature SystemVerilog
Error (10170): Verilog HDL syntax error at uclinux_nios_inst.v(3) near text "("; expecting ";" Contents of uclinux_nios_inst.v
//Example instantiation for system 'uclinux_nios'
uclinux_nios uclinux_nios_inst
(
.address_to_the_cfi_flash_0 (address_to_the_cfi_flash_0),
.clk_0 (clk_0),
.data_to_and_from_the_cfi_flash_0 (data_to_and_from_the_cfi_flash_0),
.read_n_to_the_cfi_flash_0 (read_n_to_the_cfi_flash_0),
.reset_n (reset_n),
.select_n_to_the_cfi_flash_0 (select_n_to_the_cfi_flash_0),
.write_n_to_the_cfi_flash_0 (write_n_to_the_cfi_flash_0),
.zs_addr_from_the_sdram_0 (zs_addr_from_the_sdram_0),
.zs_ba_from_the_sdram_0 (zs_ba_from_the_sdram_0),
.zs_cas_n_from_the_sdram_0 (zs_cas_n_from_the_sdram_0),
.zs_cke_from_the_sdram_0 (zs_cke_from_the_sdram_0),
.zs_cs_n_from_the_sdram_0 (zs_cs_n_from_the_sdram_0),
.zs_dq_to_and_from_the_sdram_0 (zs_dq_to_and_from_the_sdram_0),
.zs_dqm_from_the_sdram_0 (zs_dqm_from_the_sdram_0),
.zs_ras_n_from_the_sdram_0 (zs_ras_n_from_the_sdram_0),
.zs_we_n_from_the_sdram_0 (zs_we_n_from_the_sdram_0)
);
Thank you.