Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

C2H Compilation Error - Explicit Inclusion

I am currently attempting to performing C2H hardware acceleration of a computationally intensive processing algorithm, specifically Dynamic Time Warping or DTW, commonly used in speech and image proc...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Appreciate all your input BadOmen - have printed everything out from the PDF and have some good reading ahead of me!

One thing though - the VHDL syntax error in the generated C2H HDL code, any ideas on what is causing that? As mentioned, the C2H compiler doesn't throw any errors, the SOPC system is generated successfully but when Quartus builds the project, it spits out the VHDL error above.