Altera_ForumHonored Contributor10 years agoAdd other file (vhdl) in project with .qip. Hi, good morning, I'm trying add another file (vhdl) in quartus project, with .qip. I need that my application has an little module in vhdl, but I'm not getting run. Or may set an file as t...Show More
Altera_ForumHonored Contributor10 years agoHi, Tricky, Do you know how can i route the signals up to the top level ? Thanks.
Recent DiscussionsError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolvedDK-DEV-AGI027-RA: JTAG chain broken after Nios V Hello, FPGA recovery fails