--- Quote Start ---
The answer turned out to be surprisingly simple. Make sure the physical address passed by the driver to the FPGA accelerator is "| 0x80000000". This puts the address in the ACP range. Otherwise, the address bypasses the SCU.
This also allows one to test performance with and without the ACP by simply changing the address at runtime.
Thanks to LegUp for the solution:
http://janders.eecg.toronto.edu/pdfs/euc14.pdf Note: cache attributes set by hand in the top level HDL after Qsys compile are:
.f2h_ARCACHE (4'hf)
.f2h_ARPROT (3'h0)
.f2h_ARUSER (5'h1f)
.f2h_AWCACHE (4'hf)
.f2h_AWPROT (3'h0)
.f2h_AWUSER (5'h1f)
ACDS is 14.0.
--- Quote End ---
Hi Sir,
I am trying to interface a program executed from linux to a FPGA master, I need to use the ACP port, I changed the cache attributes as you said.
But What I am not sure is what physical address to map in map linux program or what address send to the FPGA master I have developed.
I will appreciate any help you can give me!
Thanks.