Altera_ForumHonored Contributor14 years ago64bit ddr2 conflit with lan91c11 Hello in my design, I use a ddr2 high performance controller, DQ is 32bits, so local interface is 64 bit. and I also use a lan91c11. before generation, there is no any base address conflict. b...Show More
Altera_ForumHonored Contributor14 years agofind the cuase : should add a cross clock bridge between DDR2 and avalon bus. thanks.
Recent DiscussionsNios V/m JTAG run‑control HALT fails — Debug Module healthy, hart never haltsSysID TimestampMultiple NIOS V ImplementationSolvednot able to use multiple niosV cores at the same timeImplementing many Nios® V cores on Agilex™ 7