What is the actual timing generated by FPGA IP vs user defined tRFC when interfaced with DDR3?

I would like to know how DDR3 controller IP get configured in the FPGA with user provided timing parameters. The FPGA used is EP4SE230F29C2N. Provided the DDR3 interfaced with FPGA has a minimum tRFC...