Forum Discussion
AWong53
New Contributor
New ContributorWhat is the actual timing generated by FPGA IP vs user defined tRFC when interfaced with DDR3?
I would like to know how DDR3 controller IP get configured in the FPGA with user provided timing parameters. The FPGA used is EP4SE230F29C2N. Provided the DDR3 interfaced with FPGA has a minimum tRFC...
BoonT_Intel
Frequent Contributor
Frequent ContributorIf this case, the timing from FPGA will be 110ns (like what you set) with small variation due to device to device variation, but it will not varied from 110 to 160 with such big difference. So this seem like violated the DDR3 requirement.
However, I believe the DDR3 memory device will have some tolerance. I will suggest try to check is the original image still work correctly. If yes, I think you still can remain using original image.
AWong53New Contributor
New ContributorThanks for the suggestion. I'll try that.
- BoonT_Intel
Try to check across multiple boards. To ensure there is no marginal issue.
