JLee25Contributor6 years agoVIP Suit Switch II Ready Signal Hello, I am working on a simple project that with CVI/ PTG -> Switch -> CVO -> HDMI at 1080p. Sometimes the CVO is not outputting any signal from PTG. From Signal Tap, I noticed for CVO or S...Show More
JLee25Contributor6 years agoHi CP, Here's the configuration and steps,Set CVO to "GO" and clear underflow.Set CVI to "GO"Config PTG as 1080p then "GO"Config Switch, input source from PTG. din_0 and din_1 as consume modeWrite Switch address 0 to 0, stop the switch.Keep reading Switch Status till it's 0.Set Swithc to Go.Here's the result,Download Nios and repeat above procedures, At Step 6, Nios kept reporting Status as 1. And not response to any configuration. Captured Signals like below,And thanks for the suggestion,I am working on a new VIP, with 2 switches and 2 PTGs.CVI and PTG_0 go to Switch_0. Switch_0 out to frame buffer.FB and PTG_1 go to Switch_1. Output of Switch_1 to CVO.PTGs are of different pattern.BRs,Johnson
JLee25Contributor to JLee256 years agoHi CheePin, The new configuration shown similar problem, when I catch signals like below.Firmware always returns Status as 1, updating to Switch is not applicable.dout_0_ready came from frame buffer, it switched to low when switch is "GO".Any comments?Regards.Johnson
Recent DiscussionsF-Tile xcvr placement on DK-DEV-AGF023FACyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedConnecting Intel Agilex FPGA to DE1-SoC via HubAgilex 7 I Series Development Kit: External hardware access error when programming