Altera_ForumHonored Contributor12 years agoVIP fmax for Cyclone IV device Hi, I have a question about the VIP fmax for CycloneIV FPGA. The chapter 1 in VIP user guide has a fmax table with regard to each IP. For example, the clocked video input IP has a fmax o...Show More
Recent DiscussionsAgilex‑7 F‑Tile Dynamic Reconfiguration Conflict Between HDMI and SDI RXPCIe Gen6 Layout GuidelinesHow to handle tx_st_ready for Cyclone V PCIeStratix 10 fPLL is cascade source mode doesn't lockmipi csi2 tx, upper limit of video width