Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

vip clock in and clock out

In my design for connection with the hd_SDI i am using clkin and clkout (vip) back to back and taking my output and feeding to the hd_SDI ip core .

vedio ==> clkin ip ==> clkout ip ==> hd_SDI(ip)

data (embedded) (VIP) (VIP)

here the issue am facing is am not able to get the output from clkout ip (vip).

am using 1080i 60 hz.

plz tell me whether my approach is correct or not .

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    13 years ago

    the clock out vip don't out clock

    you need to insert clock to get the data out

    it is an input clock and not out